Abstract-This paper introduces a single-chip, 200 2 200-element sensor array implemented in a standard two-metal digital CMOS technology. The sensor is able to grab the fingerprint pattern without any use of optical and mechanical adaptors. Using this integrated sensor, the fingerprint is captured at a rate of 10 F/s by pressing the finger skin onto the chip surface. The fingerprint pattern is sampled by capacitive sensors that detect the electric field variation induced by the skin surface. Several design issues regarding the capacitive sensing problem are reported and the feedback capacitive sensing scheme (FCS) is introduced. More specifically, the problem of the charge injection in MOS switches has been revisited for charge amplifier design.
I. INTRODUCTION

B
IOMETRIC systems are automated methods for verifying or recognizing the identity of a living person on the basis of some physiological characteristic. A range of biometric systems is now available with different tradeoffs involving component cost, reliability, discomfort in using the device, and other factors [1] . Among all, fingerprints have longest history of reliability.
Conventional forms of fingerprint sensing devices rely on optical detection methods. A simple optical sensing method can be open to fraudulent use by presenting a photographic image of a fingerprint. A more secure and common approach [2] is based on a glass prism with frustrated total internal reflection. Light is directed through one face, reflected at a second face and sensed at the third face. A finger is placed on the second face and at the points where the finger is in contact with the glass, i.e., at the ridges of the fingerprint, reflection no longer takes place. Light continues to be reflected where valleys of the fingerprint pattern are present. Light output from the third face is picked up by an image sensor. A binary image, where the fingertip in contact with the glass is shown as black and the rest as white, can therefore be obtained. Such an optical sensing device has disadvantages, however. For example, the device is comparatively bulky. Also it is essential that the contact surface be maintained clean and free of dirt or grease. Moreover, some people have very dry fingers. Since a dry finger actually touches the glass at many fewer points than a moist finger, the lines of the fingerprint appear as rows of small dots so that more image processing becomes necessary.
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Integrated pressure sensors can overcome the abovementioned problems [3] . These sensors are based on a grid-like arrangement of polysilicon membranes electrically insulated from the underlying silicon substrate. When a finger exerts a force on the sensor, the lines and ridges on the tip of the finger touch the sensor elements, so that some membranes are deflected out of the quiescent position. By reading out the status of the membranes, an image of the line structure on the fingertip is obtained. The major problem of pressure sensors is that they require nonstandard technology so that their cost is high. This paper describes a sensor which uses a capacitive approach and avoids most of the aforementioned problems. Our fingerprint sensor is composed of an array of sensing elements connected to a readout circuit. The cells are covered by dielectric material where a finger can be placed. Each element includes an active cell that detects the change of the electric field induced by the proximity of the fingerprint valleys to the cell plates. The presence of a finger overlying a sense electrode produces a capacitor whose capacitance is sensed. By measuring the different values of these capacitances, induced by the presence of ridges and valleys, an electronic representation of the fingerprint pattern can be obtained.
The idea of using a capacitive sensor array to detect fingerprints has been already described in [4] and [5] but only one implementation, [6] , to our knowledge has been documented so far. In these designs, the sensed capacitance is formed by a cell electrode and the respective overlying portion of the finger surface, presumably at ground potential [ Fig. 1(a) ]. The capacitance variation is sensed by a circuit external to the array. The main problem associated with this approach is related to the difficulty of sensing very small capacitances, typically varying between some tenths to a few fF. More specifically: 1) the signal, proportional to the value of the capacitance, is inversely proportional to the distance of the plates, i.e., the depth of the fingerprint valleys. This approach determines a strong nonlinear output function versus the finger-sensor distance; 2) the small capacitance is sensed by applying a voltage step and by reading out the corresponding charge variation. This process is noisy and critical especially if performed by circuitry external to the cell array. In [6] this problem is tackled by increasing the voltage step, by decreasing the thickness of the insulating layer, and by enlarging the size of the pitch. Unfortunately, this approach is in contrast with power optimization, reliability, and image resolution.
Our approach is based on two coplanar plates per cell that interact with the overlying portion of the finger surface 0018-9200/98$10.00 © 1998 IEEE [ Fig. 1(b) ]. The capacitance variation is sensed by a charge amplifier located in the cell area. Even if the capacitance per unit of area is reduced, by using this approach the small charge variation is sensed within the cell area, thus increasing the noise immunity and the robustness of the readout structure. Furthermore, there is no need of assuming the finger surface at ground potential as in the other approaches.
II. THE FCS SCHEME Fig. 2 shows a generic charge amplifier scheme. The feedback capacitance consists of three plates, two of which are coplanar and facing the third one. If a of charge is taken from the input, the following general expression of the output voltage can be derived: (1) where is the input capacitance and is the feedback capacitance. If the third plate is assumed floating, then is composed of a parasitic capacitance , due to the electric fringing field, and a term inversely proportional to the distance where is the plate area and is the distance of the third plate from the first two. If the gain of the amplifier and the fringing capacitance , then (1) becomes showing a linear relationship of the output voltage versus distance . A similar approach has been used in a different context and by using alternate currents to measure distance between metal cutter blades [7] . The above technique has generated the cell architecture of Fig. 3 where the third plate has been substituted by the skin surface. In order to fit a charge amplifier into the cell pitch, the differential amplifier shown in Fig. 2 has been substituted by a high-gain inverter. The cell works in two phases: first, the charge amplifier is reset shorting the input and output of the inverter. During this phase, the output of the inverter settles to its logical threshold . During the second phase, a fixed amount of charge is sinked from the input causing an output voltage swing inversely proportional to the feedback capacitance value as explained above.
In other words, for a fixed amount of sinked charge, the output voltage of the inverter will range between two extrema depending on the feedback capacitance value: i) the upper saturation level if no feedback capacitance is present; ii) a value close to the logical threshold when the feedback capacitance is large.
However, experiments have shown that the skin surface cannot be modeled as a floating gate and have proven that the feedback capacitance variation is due to different complex phenomena than what is expected by the model of Fig. 2 . If no matter is present on the surface, the cell senses the parasitic capacitance induced by the fringing field as illustrated in Fig. 4(a) . Conversely, the cell senses the presence of an external body by means of a field shielding effect as in Fig. 4 (b) or by means of changes both of the field shape and of the dielectric constant as illustrated in Fig. 4 (c). Despite these complex relationships, measurements have proven the cell output monotonically related to the distance between the sensor surface and the skin.
III. CHARGE INJECTION OF THE RESET SWITCH
Channel charge injection is one of the most important issues in the feedback capacitive sensing (FCS) scheme especially when small capacitance has to be sensed. The problem of charge injection of MOS switches has been extensively treated [8] - [10] , but still lacks detailed analysis regarding the feedback reset switch in charge amplifiers. More specifically, when the reset switch is active, there is a conduction channel that extends from the source to the drain of the transistor. When the gate voltage decreases, mobile carriers exit through both the drain and the source end. The amount of channel charge that is injected into the input depends on several factors such as slope of the transient and input/output capacitance ratio. The problem can be generally neglected, but if the amount of channel charge is comparable to the charge amplifier sensitivity, as in our design, great care has to be taken to avoid spurious injection of charge into the input. The following analysis models the charge injection in charge amplifiers due to the reset-transistor in order to define the correct policy of compensation. We will first analyze the channel charge behavior of a transistor switch shorting input and output of an amplifier, applying then the results to the charge amplifier case. Fig. 5 shows a single-pole model of an amplifier with gain and gain-bandwidth product whose input and output are connected by an MOS transistor.
Following the notation of the same figure, if we neglect charge pumping in the substrate and have large enough capacitor values where is the MOS gate capacitance, the potential profile can be assumed homogeneous along the channel [11] . If the above conditions are satisfied, the variation with time of the surface potential at any point of the channel is negligible with respect to that of the gate. Thus, a linear decrease of with slope across the distributed gate capacitance is equivalent to two symmetrical current sources of value flowing to both ends [8] . Moreover, the above assumption will ensure a small value of . If we assume the transistor working in linear region and , the Kirchkoff's current law (KCL) at the input node requires (2) where and are the input and output error voltages, is the upper level of the transistor overdrive voltage, , and is the falling rate of the gate voltage during the switch off time .
Similarly, KCL at the output node requires (3) Equations (2) and (3) describe the dynamic behavior of the circuit of Fig. 5 . This equation can be numerically integrated between the time interval to determine the charge injected into the input. In order to derive a simpler mathematical description of the process we will approximate the above equations as follows.
If (3) is added to (2) we get
Integrating the above expression in the interval we obtain (4) Equation (4) expresses the charge conservation principle of the circuit and can be used in place of (3). Since and are monotonic functions of , we assume a trapezoidal approximation for the integrals yielding (5) Substituting (5) into (2) and using the following nondimensional variables:
we get the normalized differential equation (6) For , that is , the equation simplifies to
In other words, if the gain of the amplifier is reasonably high at frequencies below the first pole, (7) can be taken as a good approximation of (6) . As the next step, if we further assume , then and (7) simplifies to the normalized differential equation first introduced by Vittoz [9] , [11] that describes a simple MOS switch with source and drain terminated on and ( 
Equations (6)- (8), integrated between the initial time and the time at which the transistor is completely off , give the fraction of charge injected into the input node over the total channel charge, As already pointed out in [9] , the parameter, related to the square root of , described by (8) , is the "driving force" of the switch-off process.
For the general case, the numerical integration of (2) and (5) gives rise to the behavior plotted in Fig. 7 , where the plot derived by the integration of (8) is superimposed in dotted lines. As clearly illustrated, the transconductance helps the channel charge to move to the output node. The actual charge partition is drastically modified from the case described by (8) : a part of the injected charge is removed by the transconductance and equipartition is not achieved for in contrast with the model of the simple switch given by (8) . This effect becomes effective for large values of .
The analysis of (6) shows an additional "driving force" related to parameter . To further emphasize this concept, the numerical integration of (6) is plotted versus parameter for fixed values of in Fig. 8 . As clearly illustrated, even for high values of , increasing greatly reduces the injection of charge into the input. This effect takes place for values of that are one or two orders of magnitude higher than
. The above plot also shows the weak role played by gain as predicted by the approximation introduced to derive (7) from (6). Hence (7) can reasonably take place of (6) for moderately high values of The analysis presented so far can be applied to the charge amplifier topology under certain conditions. Instead of introducing an additional term in (2), due to , we will evaluate the conditions under which can be introduced without affecting the previous analysis. Approximations will then be confirmed by SPICE simulations.
The settling time of the charge amplifier can be estimated as
Miller's theorem does not apply if the settling time of the charge amplifier is higher than the gate transition, that is . This can be expressed by the following condition:
If we add to the previous one the following:
we can assume that plays a negligible role in charge sharing. This means that the switch-off process is composed of two phases. During the first one, since gate transition is faster than output settling, the charge is split between input and output in accordance with the previous analysis, thus determining a negligible voltage variation between and . During the second one, by virtue of the negative feedback, the input charge will be integrated onto determining an output voltage step. This means that the above analysis is valid for slow gate transients, provided Millers' effect does not become effective. Condition (9) can also be displayed in a Bode plot as illustrated in Fig. 9 . The above figure shows how the gain plot of a single-pole amplifier changes when connected in a charge amplifier scheme. As the total gain is reduced to the inverse of the feedback loop gain, the pole moves toward the point. The parameter can be identified as the distance between the point and the inverse of the switch-off time, Thus, condition (9) can be visualized as the distance between the two frequency points identified by the times and . SPICE simulations have been performed to verify the above conditions and results are compared to the numerical solution of (7) in Fig. 10 . The simulation parameters are appropriated for the sensor cell, and conditions (9) and (10) have been verified for all the design cases. is varied by changing of an incremental factor. In order to keep parameters and constant, we have changed and by the same factor in SPICE simulations. Overlap capacitances are set to zero since they are not taken into account in the analysis. The amount of charge injected into the input is calculated on both and . Due to the gain of the amplifier, the plot of (6) does not differ from the one of (7).
To summarize, the following points have been shown. i) (7) describes the behavior of the channel charge sharing when the amplifier input and output are connected. The above analysis can be extended to charge amplifiers if Miller's effect can be neglected by means of condition (9) . These conditions have been verified for several design cases by means of SPICE simulations. ii) The presence of conductance in the model of the charge amplifier helps to drive the transistor channel charge away from the input node for large values of . iii) This process is weakly related to the gain of the amplifier but strongly related to its gain-bandwidth product.
IV. CHARGE INJECTION COMPENSATION
Several strategies are available to reduce the amount of charge injected into the input of the charge amplifier by the reset transistor. Among them: i) size reduction of the reset transistor; ii) speed reduction of the switch off transient as analyzed in Section III; iii) introduction of a complementary "dummy" transistor. Although used in literature [10] , the latter approach has not been found suitable to our case. In fact, extensive circuit simulations have proven that the charge compensation is related to critical parameters, such as the transient time of the dummy transistor, to be reliable. This is particularly relevant when mismatch and process variations become significant.
To tackle the problem, we have chosen to maximize the gain-bandwidth product reducing the switch-off transient and size of the reset transistor, as previously derived. However, reducing the size of the reset transistor clashes with the stability property of the amplifier during the reset phase, since it reduces the loop gain bandwidth of the amplifier. For example, if we choose the cascode inverter topology, the frequency of the second pole is [12] where indexes 1 and 2 are related to the input and cascode transistors, respectively, and is the input resistance given by the on-series resistance of the reset transistor. Therefore, reducing the size of the reset transistor decreases phase margin of the system during the reset.
The charge injection due to a minimum size reset transistor and due to a larger one that ensures suitable phase margin are plotted versus by using (7) in Fig. 11 . As clearly illustrated, the charge injection due to the wider one is not acceptable since the charge injected into the input for low values of would saturate the output.
To overcome the tradeoff between charge-injection and phase reduction, a double reset scheme as illustrated in Fig. 12 has been used. It consists of introducing a second large switching transistor, activated at a different phase than a smaller one. During the reset phase both transistors are set, reducing the resistance of the feedback loop, so that the output ringing is contained. During the charge integration phase, the large one is first opened so that its channel charge is absorbed by the other. Finally, the small one is opened by means of a slow gate transient to ensure low charge-injection on the input.
V. IMPLEMENTATION AND MEASUREMENT
A detailed schematic of the cell is illustrated in Fig. 13 , where a cascode stage composed of and is used as a high gain inverter. Two transistors of the cascode inverter and are used for addressing purposes, thus limiting power consumption. Shift registers address voltages between the supply rails by means of appropriate circuitry placed in the scanner array. When the cell is not addressed, and turn off, limiting the static current absorbed by the cell. The output of the inverter is buffered by a source follower stage into a vertical output line by means of . Transistor , which is addressed by the horizontal shift register, greatly reduces the output capacitance of the follower stage since only one vertical line is connected to the global output. The amount of charge required by the FCS scheme is simply injected into the input of the charge amplifier through a parasitic capacitance when an internally generated voltage step is applied.
Transistors and implement the double reset scheme as previously explained. The res1 and res2 signals are common to the whole array. In order to create a slow switchoff transient slope, a current source discharges the large capacitance composed of the sum of the gate capacitances over the whole array. A block diagram of the sensor is shown in Fig. 14 . The array of cells is addressed in a raster mode by means of horizontal and vertical scanners. The chip also contains the timing control and voltage references to create waveforms needed for the double reset scheme. Signals activated every end-of-line and end-of-frame are automatically generated by the scanners and buffered to output pins to help image synchronization by external drivers.
The chip has been processed by SGS-Thomson using a 0.7-m CMOS digital process. The cell area is 65 65 m , giving a 390 dpi resolution level. In Fig. 15 , a photograph of the chip, which measures 15 15 m , is shown. Fig. 16 shows two superimposed output waveforms, related to the same pixel, along with the input charge signal. The first output waveform differs from the other in using a gate transient slope of the reset transistor two orders of magnitude slower than the other. The double reset scheme used to compensate the charge injection problem has been found fully functional. The first output waveform displays two bumps related to the charge integration and to the charge sinking, respectively, while the second one does not. This issue is important since the variation of the charge injected contributes the fixed pattern noise. Experiments performed on the cell output have estimated the feedback capacitance in the 0.1-10 fF range.
The overall performance of the sensor has been tested with a suitable A/D interface board so that images can be displayed and qualitatively compared in real time on a screen. To protect the bonding against the finger touch, we have deposited a thin epoxy glue layer around the array. No light influence has been observed on the performance when the sensor is not covered.
To test the behavior of the output of the cell versus distance of external matter, a conductive metal surface placed at different distances from the cell has been used. Following the analysis introduced in Section II, an increasing number of fringing field lines are expected to be shielded by the metal surface as long as it approaches the sensor surface. In order to tackle the problem of setting very small distances, a calibrated sphere has been placed onto the top of the sensor so that a variable distance between the sensor and the metal surface can be sampled by the array. Since the distance gradually varies from the contact point according to a two-dimensional (2-D) known relationship, the array will provide enough resolution to reconstruct the output versus distance behavior, if the radius of the ball is large. Several images taken from this experiment have been statistically treated and results displayed in Fig. 17 . The upper plot illustrates the relative output of the sensor versus distance for a wide range of distances, while the bottom one is restricted to the smallest values. As clearly displayed, after a relatively linear behavior in the [0-12] m range, the curve enters a saturated regime.
As introduced in Section II, experiments have proven that human skin does not behave locally as a floating gate, as originally supposed, but behaves as illustrated in Fig. 4(b) and (c) according to the moisture level. A fingerprint image produced by a 200 200 window is shown in Fig. 18 along with enlarged subregions of the same image. In the left-side of the same figure, the gray level function of the upper-left zoom is plotted in a three-dimensional (3-D) form to display the capability of the sensor to sense intermediate distance levels. The upper-right zoom shows how the pores of the skin are easily detected by the sensor resolution. Finally, whereas the glue is misplaced over the array, a uniform gray level is obtained, as displayed in the lower-right zoom.
The power consumption measured at 150 s of period cycle is 350 W for the digital circuitry and 900 W for the cell array and buffer. The characteristics of the sensor are summarized in Table I . 
VI. CONCLUSION REMARKS
This paper has presented the design guidelines and test results of a capacitive fingerprint sensor. We introduced a differential capacitive sensing cell which is able to detect very small electric field variations induced by the fingerprint pattern. Since the channel charge injection of the reset switch in charge amplifiers is of capital importance for the correct behavior of the proposed cell, we analytically derived some constraints to compensate the above effect supporting the results with circuit simulations. Gray-level images have been shown, demonstrating a high level of detail.
